Peter J. Ashenden
The Designer's Guide to VHDL
Gebonden Engels 2008 3e druk 9780120887859Levertijd ± 9 werkdagen
Gratis verzonden
Samenvatting
VHDL, the IEEE standard hardware description language for describing digital electronic systems, has recently been revised. The Designer's Guide to VHDL has become a standard in the industry for learning the features of VHDL and using it to verify hardware designs. This third edition is the first comprehensive book on the market to address the new features of VHDL-2008.
Specificaties
ISBN13:9780120887859
Taal:Engels
Bindwijze:Gebonden
Aantal pagina's:936
Uitgever:Elsevier Science
Druk:3
Hoofdrubriek:Wetenschap en techniek, Computer en informatica
Serie:Systems on Silicon
Lezersrecensies
Wees de eerste die een lezersrecensie schrijft!
Inhoudsopgave
1. Fundamental Concepts
2. Scalar Data Types and Operations
3. Sequential Statements
4. Composite Data Types and Operations
5. Basic Modeling Constructs
6. Case Study: A Pipelined Complex Multiplier Accumulator
7. Subprograms
8. Packages and Use Clauses
9. Aliases
10. External Names in Testbenches
11. Properties and Assertion-Based Design
12. Resolved Signals
13. Generics
14. Components and Configurations
15. Generate Statements
16. Access Types and Abstract Data Types
17. Files and Input/Output
18. Case Study: Queuing Networks
19. Attributes and Groups
20. Design for Synthesis
21. Case Study: System Design using the Gumnut Core
22. Miscellaneous Topics
Appendix
A. Standard Packages
B. Related Standards
C. VHDL Syntax
D. Differences Among VHDL Versions
E. Answers to Exercises
2. Scalar Data Types and Operations
3. Sequential Statements
4. Composite Data Types and Operations
5. Basic Modeling Constructs
6. Case Study: A Pipelined Complex Multiplier Accumulator
7. Subprograms
8. Packages and Use Clauses
9. Aliases
10. External Names in Testbenches
11. Properties and Assertion-Based Design
12. Resolved Signals
13. Generics
14. Components and Configurations
15. Generate Statements
16. Access Types and Abstract Data Types
17. Files and Input/Output
18. Case Study: Queuing Networks
19. Attributes and Groups
20. Design for Synthesis
21. Case Study: System Design using the Gumnut Core
22. Miscellaneous Topics
Appendix
A. Standard Packages
B. Related Standards
C. VHDL Syntax
D. Differences Among VHDL Versions
E. Answers to Exercises
Rubrieken
- advisering
- algemeen management
- coaching en trainen
- communicatie en media
- economie
- financieel management
- inkoop en logistiek
- internet en social media
- it-management / ict
- juridisch
- leiderschap
- marketing
- mens en maatschappij
- non-profit
- ondernemen
- organisatiekunde
- personal finance
- personeelsmanagement
- persoonlijke effectiviteit
- projectmanagement
- psychologie
- reclame en verkoop
- strategisch management
- verandermanagement
- werk en loopbaan