,

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

Gebonden Engels 2013 2014e druk 9783319023779
€ 120,99
Levertijd ± 9 werkdagen
Gratis verzonden

Samenvatting

This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.

Specificaties

ISBN13:9783319023779
Taal:Engels
Bindwijze:Gebonden
Aantal pagina's:245
Uitgever:Springer International Publishing
Druk:2014

Lezersrecensies

Wees de eerste die een lezersrecensie schrijft!

Managementboek Top 100

€ 120,99
Levertijd ongeveer 9 werkdagen
Gratis verzonden

Rubrieken

Producten

    Auteurs

      Trefwoorden

        Artikelen

          Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs