Verilog Coding for Logic Synthesis

Onbekend Engels 2005 9780471457565
€ 65,64
Levertijd ongeveer 8 werkdagen
Gratis verzonden

Samenvatting

This book provides a practical approach to Verilog design and problem solving. The bulk of the book deals with practical design problems that design engineers solve on a daily basis. It includes over 90 design examples. There are 3 full scale design examples that include specification, architectural definition, micro-architectural definition, RTL coding, testbench coding and verification. The book is suitable for use as a textbook in EE departments that have VLSI courses.

Specificaties

ISBN13:9780471457565
Taal:Engels
Bindwijze:onbekend
Uitgever:John Wiley & Sons Inc

Lezersrecensies

Wees de eerste die een lezersrecensie schrijft!

Managementboek Top 100

€ 65,64
Levertijd ongeveer 8 werkdagen
Gratis verzonden

Rubrieken

    Personen

      Trefwoorden

        Artikelen

          Verilog Coding for Logic Synthesis