Verilog Coding for Logic Synthesis
Onbekend Engels 2005 9780471457565Samenvatting
This book provides a practical approach to Verilog design and problem solving. The bulk of the book deals with practical design problems that design engineers solve on a daily basis. It includes over 90 design examples. There are 3 full scale design examples that include specification, architectural definition, micro-architectural definition, RTL coding, testbench coding and verification. The book is suitable for use as a textbook in EE departments that have VLSI courses.
Specificaties
Lezersrecensies
Rubrieken
- advisering
- algemeen management
- coaching en trainen
- communicatie en media
- economie
- financieel management
- inkoop en logistiek
- internet en social media
- it-management / ict
- juridisch
- leiderschap
- marketing
- mens en maatschappij
- non-profit
- ondernemen
- organisatiekunde
- personal finance
- personeelsmanagement
- persoonlijke effectiviteit
- projectmanagement
- psychologie
- reclame en verkoop
- strategisch management
- verandermanagement
- werk en loopbaan
